Instruction Set Architecture

Outline

- Instruction set architecture (taking MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Memory operands, data transfer
 - Immediate operands
- Instruction format
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures

What Is Computer Architecture?

Computer Architecture = Instruction Set Architecture + Machine Organization

• "... the attributes of a [computing] system as seen by the [<u>assembly</u> language] programmer, *i.e.* the conceptual structure and functional behavior ..." *What are specified?*

Recall in C Language

3

4

- Operators: +, -, *, /, % (mod), ... - 7/4==1, 7%4==3
- Operands:
 - Variables: lower, upper, fahr, celsius
 - Constants: 0, 1000, -17, 15.4
- Assignment statement:

a = b+c+d-ei

variable = expression

Expressions consist of operators operating on operands, e.g.,

```
celsius = 5*(fahr-32)/9;
```

When Translating to Assembly ... a = b + 5; - Load/Store Statement \$r1, MD Joad - Computational \$r2.5 load Constant \$r3, \$r1, \$r2 add - Floating Point store **Operands** \$r3, M[a] - Special Memory Register Operator (op code) 5

Components of an ISA

- Organization of programmable storage
 - registers
 - memory: flat, segmented
 - Modes of addressing and accessing data items and instructions
- Data types and data structures
 - encoding and representation (next chapter)
- Instruction formats
- Instruction set (or operation code)
 - ALU, control transfer, exceptional handling

MIPS ISA as an Example

Registers

\$r0 - \$r31

PC

HI

10

- Instruction categories:
 - Jump and Branch
 - Memory Management
 - 3 Instruction Formats: all 32 bits wide

OP	\$rs	\$rt	\$rd	sa	funct
OP	\$rs	\$rt	imm	ediate	
OP	jump target				

Outline

- Instruction set architecture (using MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Memory operands, data transfer
 - Immediate operands
- Instruction format
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures

Operands and Registers

- Unlike high-level language, assembly don't use variables => assembly operands are registers
 - Limited number of special locations built directly into the hardware
 - Operations are performed on these
- Benefits:
 - Registers in hardware => faster than memory
 - Registers are easier for a compiler to use
 - e.g., as a place for temporary storage
 - Registers can hold variables to reduce memory traffic and improve code density (since register named with fewer bits than memory location)

9

Registers Conventions for MIPS



Fig. 2.18

MIPS Registers

- 32 registers, each is 32 bits wide
 - Why 32? smaller is faster
 - Groups of 32 bits called a word in MIPS
 - Registers are numbered from 0 to 31
 - Each can be referred to by number or name
 - Number references:
 - \$0, \$1, \$2, ... \$30, \$31
 - By convention, each register also has a name to make it easier to code, e.g.,
 - \$16 \$22 **→** \$s0 \$s7 (C variables)
 - \$8 \$15 **→** \$t0 \$t7 (temporary)
- 32 x 32-bit FP registers (paired DP)
- Others: HI, LO, PC



Operations of Hardware Register Architecture • Syntax of basic MIPS arithmetic/logic • Accumulator (1 register): 1 address: add A $//acc \leftarrow acc + mem[A]$ instructions: 1+x address: addx A $//acc \leftarrow acc + mem[A+x]$ 1 2 3 4 • Stack: add \$s0,\$s1,\$s2 # f = q + h 0 address: add $//tos \leftarrow tos + next$ 1) operation by name • General Purpose Register: 2) operand getting result ("destination") 2 address: add A,B $//EA(A) \leftarrow EA(A) + EA(B)$ 3 address: add A,B,C //EA(A) \leftarrow EA(B) + EA(C) 3) 1st operand for operation ("source1") • Load/Store: (a special case of GPR) 4) 2nd operand for operation ("source2") 3 address: add \$ra,\$rb,\$rc $//\$ra \leftarrow \$rb + \$rc$ • Each instruction is 32 bits load \$ra.\$rb //\$ra \leftarrow mem[\$rb] store \$ra,\$rb $//mem[$rb] \leftarrow ra • Syntax is rigid: 1 operator, 3 operands 13 - Why? Keep hardware simple via regularity Example **Register Organization Affects Programming** Code for C = A + B for four register organizations: • How to do the following C statement? Stack Accumulator Register Register (reg-mem) (load-store) f = (q + h) - (i + j);Push A Load A Load \$r1.A Load \$r1,A Add B Push B Add \$r1,B Load \$r2,B Add Store C Store C.\$r1 Add \$r3.\$r1.\$r2 Pop C Store C.\$r3 use intermediate temporary register t0 => Register organization is an attribute of ISA!

Comparison: Byte per instruction? Number of instructions? Cycles per instruction? Since 1975 all machines use GPRs

14

add \$s0,\$s1,\$s2# f = q + h

add \$t0,\$s3,\$s4# t0 = i + j

sub \$s0,\$s0,\$t0# f=(q+h)-(i+j)

Outline

- Instruction set architecture (using MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Memory operands, data transfer
 - Immediate operands
- Instruction format
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures

Memory Operands

- C variables map onto registers; what about large data structures like arrays?
 - Memory contains such data structures
- But MIPS arithmetic instructions operate on registers, not directly on memory
 - <u>Data transfer instructions</u> (lw, sw, ...) to transfer between memory and register
 - A way to address memory operands

Data Transfer: Memory to Register (1/2)

- To transfer a word of data, need to specify two things:
 - Register: specify this by number (0 31)
 - Memory address: more difficult
 - Think of memory as a 1D array
 - Address it by supplying a pointer to a memory address
 - Offset (in bytes) from this pointer
 - The desired memory address is the sum of these two values, e.g., 8(\$t0)
 - Specifies the memory address pointed to by the value in \$t0, plus 8 bytes (why "bytes", not "words"?)
 - Each address is 32 bits

Data Transfer: Memory to Register (2/2)

- Load Instruction Syntax:
 - 1 2 3 4
 - lw \$t0,12(\$s0)
 - 1) operation name
 - 2) register that will receive value
 - 3) numerical offset in bytes
 - 4) register containing pointer to memory
- Example: lw \$t0,12(\$s0)
 - lw (Load Word, so a word (32 bits) is loaded at a time)
 - Take the pointer in \$\$0, add 12 bytes to it, and then load the value from the memory pointed to by this calculated sum into register \$t0
- Notes:
 - \$s0 is called the *base register*, 12 is called the *offset*
 - Offset is generally used in accessing elements of array: base register points to the beginning of the array

17

Data Transfer: Register to Memory

- Also want to store value from a register into memory
- Store instruction syntax is identical to Load instruction syntax
- Example: sw \$t0,12(\$s0)
 - sw (meaning Store Word, so 32 bits or one word are loaded at a time)
 - This instruction will take the pointer in \$\$0, add 12 bytes to it, and then store the value from register \$t0 into the memory address pointed to by the calculated sum 21

Compilation with Memory

• Compile by hand using registers: \$s1:q, \$s2:h, \$s3:base address of A

q = h + A[8];

- What offset in 1w to select an array element A[8] in a C program?
 - 4x8=32 bytes to select A[8]
 - 1st transfer from memory to register:
 - \$t0,32(\$s3) ٦w # \$t0 gets A[8]
 - Add 32 to \$s3 to select A[8], put into \$t0
- Next add it to h and place in g add \$s1,\$s2,\$t0 # \$s1 = h+A[8]

Addressing: Byte versus Word

- Every word in memory has an address, similar to an index in an array
- Early computers numbered words like C numbers elements of an array:
 - Memory[0], Memory[1], Memory[2], ...

- Computers need to access 8-bit bytes as well as words (4 bytes/word)
- Today, machines address memory as bytes, hence word addresses differ by 4
 - Memory[0], Memory[4], Memory[8], ...
 - This is also why lw and sw use bytes in offset

23

A Note about Memory: Alignment

• MIPS requires that all words start at addresses that are multiples of 4 bytes





Outline

- Instruction set architecture (using MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Memory operands, data transfer, and addressing
 - Immediate operands (Sec 2.3)
- Instruction format
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures

29

Constants

- Small constants used frequently (50% of operands)
 - e.g., A = A + 5;
 - $\mathbf{B}=\mathbf{B}+\mathbf{1};$
 - C = C 18;
- Solutions? Why not?
 - put 'typical constants' in memory and load them
 - create hard-wired registers (like \$zero) for constants
- MIPS Instructions:
 - addi \$29, \$29, 4 slti \$8, \$18, 10 andi \$29, \$29, 6 ori \$29, \$29, 4
- Design Principle: <u>Make the common case fast</u> Which format?

Immediate Operands

• Immediate: numerical *constants* - Often appear in code, so there are special instructions for them – Add Immediate: f = q + 10(in C) addi \$s0,\$s1,10 (in MIPS) where \$\$0,\$\$1 are associated with f,g - Syntax similar to add instruction, except that last argument is a number instead of a register - One particular immediate, the number zero (0), appears very often in code; so we define register zero (\$0 or \$zero) to always 0 - This is defined in hardware, so an instruction like addi \$0,\$0,5 will not do anything 31

Outline

- Instruction set architecture (using MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Memory operands, data transfer
 - Immediate operands
- Instruction format (Sec. 2.4.~2.9)
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures

Instructions as Numbers

- Currently we only work with words (32-bit blocks):
 - Each register is a word
 - lw and sw both access memory one word at a time
- So how do we represent instructions?
 - Remember: Computer only understands 1s and 0s, so
 "add \$t0,\$0,\$0" is meaningless to hardware
 - MIPS wants simplicity: since data is in words, make instructions be words...

R-Format Instructions (1/2)

• Define the following "fields":

6	5	5	5	5	6
opcode	rs	rt	rd	shamt	funct

- opcode: partially specifies what instruction it is (Note: 0 for all R-Format instructions)
- funct: combined with opcode to specify the instruction Question: Why aren't opcode and funct a single 12-bit field?
- rs (Source Register): *generally* used to specify register containing first operand
- rt (Target Register): *generally* used to specify register containing second operand
- rd (Destination Register): *generally* used to specify register which will receive result of computation

35

MIPS Instruction Format

- One instruction is 32 bits
 - => divide instruction word into "fields"
 - Each field tells computer something about instruction
- We could define different fields for each instruction, but MIPS is based on simplicity, so define 3 basic types of instruction formats:
 - *R-format*: for register
 - *I-format*: for immediate, and lw and sw (since the offset counts as an immediate)
 - J-format: for jump

R-Format Instructions (2/2)

- Notes about register fields:
 - Each register field is exactly 5 bits, which means that it can specify any unsigned integer in the range 0-31.
 Each of these fields specifies one of the 32 registers by number.
- Final field:
 - shamt: contains the amount a shift instruction will shift by. Shifting a 32-bit word by more than 31 is useless, so this field is only 5 bits
 - This field is set to 0 in all but the shift instructions

R-Format Example

• MIPS Instruction:

\$8,\$9,\$10 add

- opcode = 0 (look up in table)
- funct = 32 (look up in table)
- rs = 9 (first operand)
- rt = 10 (second operand)
- rd = 8 (destination)
- shamt = 0 (not a shift)

binary representation:

000000 01001 01010 01000 00000 100000

called a Machine Language Instruction

37

I-Format Instructions

• Define the following "fields":

6	5	5	16
opcode	rs	rt	immediate

- opcode: uniquely specifies an I-format instruction
- rs: specifies the *only* register operand
- rt: specifies register which will receive result of computation (target register)
- addi, slti, immediate is sign-extended to 32 bits, and treated as a signed integer
- 16 bits \rightarrow can be used to represent immediate up to 2¹⁶ different values
- Key concept: Only one field is inconsistent with R-format. Most importantly, opcode is still in same location

I-Format Example 1

• MIPS Instruction:

addi \$21,\$22,-50

- opcode = 8 (look up in table)
- rs = 22 (register containing operand)
- rt = 21 (target register)
- immediate = -50 (by default, this is decimal)

decimal representation:



binary representation:

001000 10110 10101 111111111001110

39

I-Format Example 2

• MIPS Instruction:

35

- \$t0,1200(\$t1) Γw
- opcode = 35 (look up in table)
- rs = 9 (base register)
- rt = 8 (destination register)
- immediate = 1200 (offset)

decimal representation: 9

1200

binary representation:

100011 01001 01000 0000010010110000

I-Format Problem Outline • Instruction set architecture What if immediate is too big to fit in immediate field? (using MIPS ISA as an example) • Load Upper Immediate: • Operands register, immediate lui - Register operands and their organization – puts 16-bit immediate in upper half (high order half) of - Memory operands, data transfer, and addressing the specified register, and sets lower half to 0s - Immediate operands \$t0,\$t0, 0xABABCDCD addi • Instruction format becomes: • Operations] 11 i Sat, 0xABAB – Arithmetic and logical (Sec 2.5) \$at, \$at, 0xCDCD ori - Decision making and branches \$t0,\$t0,\$at add – Jumps for procedures LUI **R1** 41 **R1** 0000 ... 0000

Big Idea: Stored-Program Concept

- Computers built on 2 key principles:
 - 1) Instructions are represented as numbers
 - 2) Thus, entire programs can be stored in memory to be read or written just like numbers (data)
- One consequence: everything addressed
 - Everything has a memory address: instructions, data
 - both branches and jumps use these
 - One register keeps address of the instruction being executed:
 "Program Counter" (PC)
 - Basically a pointer to memory: Intel calls it Instruction Address Pointer, which is better
 - A register can hold any 32-bit value. That value can be a (signed) int, an unsigned int, a pointer (memory address), etc.

MIPS Arithmetic Instructions

Instruction	Example	<u>Meaning</u>	Comments
add	add \$1,\$2,\$3	1 = 2 + 3	3 operands;
subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands;
add immediate	addi \$1,\$2,100	1 = 2 + 100	+ constant;

Use for Logical Operator And **Bitwise Operations** • Up until now, we've done arithmetic (add, sub, addi) • and operator can be used to set certain portions of a bit-string to 0s, while leaving the rest alone => mask and memory access (lw and sw) • All of these instructions view contents of register as a • Example: single quantity (such as a signed or unsigned integer) • New perspective: View contents of register as 32 bits 0000 0000 0000 0000 0000 1111 1111 1111 rather than as a single 32-bit number • Since registers are composed of 32 bits, we may want to • The result of anding these two is: access individual bits rather than the whole. 0000 0000 0000 0000 0000 1101 1001 1010 • Introduce two new classes of instructions: - Logical Operators • In MIPS assembly: \$t0,\$t0,0xFFF andi - Shift Instructions 45 47 Logical Operators

• Logical instruction syntax: 2 1

3 4 \$t0, \$t1, \$t2 or

1) operation name

2) register that will receive value

3) first operand (register)

4) second operand (register) or immediate (numerical constant)

• Instruction names:

- and, or: expect the third argument to be a register
- andi, ori: expect the third argument to be immediate
- MIPS Logical Operators are all bitwise, meaning that bit 0 of the output is produced by the respective bit 0's of the inputs, bit 1 by the bit 1's, etc.

Use for Logical Operator Or

- or operator can be used to force certain bits of a string to 1s
- For example,

t = 0x12345678, then after

ori \$t0, \$t0, 0xFFFF

st0 = 0x1234FFFF

(e.g. the high-order 16 bits are untouched, while the low-order 16 bits are set to 1s)



Uses for Shift Instructions (2/2)	So Far	
 Shift for multiplication: in binary Multiplying by 4 is same as shifting left by 2: 112 x 1002 = 110002 Multiplying by 2ⁿ is same as shifting left by n Shore shifting is so much faster than multiplication (you can imagine how complicated multiplication is), a good compiler usually notices when C code multiplies by a power of 2 and compiles it to a shift instruction: \$\approx + \beta \vee \vee \vee (in C) \$\subset \vee \vee \vee \vee \vee \vee \vee \v	 All instructions have allowed us to manipulate data. So we've built a calculator. In order to build a computer, we need ability to make decisions 	
Superformation of the second state of	<section-header>57 Outline • Instruction set architecture (using MIPS ISA as an example) • Operands • Register operands and their organization • Memory operands, data transfer, and addressing • Instruction format • Instruction format • Operations • Arithmetic and logical • Decision making and branches (Sec. 2.6, 2.9) • Jumps for procedures</section-header>	
	50	

MIPS Goto Instruction
 j label MIPS has an unconditional branch: j label Called a Jump Instruction: jump directly to the given label without testing any condition meaning: goto label Technically, it's the same as: beq \$0,\$0,label since it always satisfies the condition It has the j-type instruction format
59
Compiling an If statement If $(i == j)$ go to L1; f = g + h; L1: $f = f-i$; f, g, h, i, and j correspond to five registers \$s0 through \$s4.
beq \$s3, \$s4, L1 #go to L1 if i equals j add \$s0, \$s1, \$s2 #f = g+h (skipped if i equals j) L1: sub \$s0, \$s0, \$s3 #f = f -i (always executed) Instructions must have memory addresses Label L1 corresponds to address of sub instruction



Inequalities in MIPS

- Until now, we've only tested equalities (== and != in C), but general programs need to test < and >
- Set on Less Than:

```
slt reg1,reg2,reg3
```

meaning :

```
if (req2 < req3)
 reg1 = 1;
                        # set
else req1 = 0;
                        # reset
```

• Compile by hand: if (g < h) goto Less; Let q: \$s0, h: \$s1

```
slt $t0,$s0,$s1
                 # $t0 = 1 if q < h
bne $t0,$0,Less # goto Less if $t0!=0
```

MIPS has no "branch on less than" => too complex

Branches: Instruction Format

• Use I-format:

opcode	rs	rt	immediate	
- opcodes	specifies bec	g or bne		
- rs and rt	specify reg	isters to com	ipare	
What can <i>i</i>	mmediat	e specify?	PC-relative addressing	
 Immediate is only 16 bits, but PC is 32-bit => immediate cannot specify entire address 				
 Loops are generally small: < 50 instructions 				
• Though we want to branch to anywhere in memory, a single branch only need to change PC by a small amount				
- How to use PC-relative addressing				
• 16-bit <i>immediate</i> as a signed two's complement integer to be <i>added</i> to the PC is branch taken				
• Now w	e can branch	+/- 2 ¹⁵ bytes f	rom the PC ?	
			C1	

Branches: Instruction Format

- Immediate specifies word address
 - Instructions are word aligned (byte address is always a multiple of 4, i.e., it ends with 00 in binary)
 - The number of bytes to add to the PC will always be a multiple of 4
 - Specify the *immediate* in words (confusing?)
 - Now, we can branch +/- 2¹⁵ words from the PC (or +/- 2¹⁷ bytes), handle loops 4 times as large
- Immediate specifies PC + 4
 - Due to hardware, add immediate to (PC+4), not to PC

Branch Example

- If branch not taken: PC = PC + 4
- If branch taken: PC = (PC+4) + (immediate*4)

Branch Example

• MIPS Code:

Loop:	beq	\$9,\$0,End
	add	\$8,\$8,\$10
	addi	\$9,\$9,-1
	j	Loop
_		

End:

decimal representation:



binary representation:

000100 01001 00000 00000000000011

67

J-Format Instructions (1/3)

- For branches, we assumed that we won't want to branch too far, so we can specify change in PC.
- For general jumps (j and jal), we may jump to anywhere in memory.
- Ideally, we could specify a 32-bit memory address to jump to.
- Unfortunately, we can't fit both a 6-bit opcode and a 32-bit address into a single 32-bit word, so we compromise.

• MIPS Code:

Loop:	beq add addi j	\$9,\$0,End \$8,\$8,\$10 \$9,\$9,-1 Loop
LITU .		

• Branch is I-Format:

opcode rs rt immediate

opcode = 4 (look up in table)

rs = 9 (first operand)

rt = 0 (second operand)

- immediate = ???
- Number of instructions to add to (or subtract from) the PC, starting at the instruction *following* the branch => immediate = 3

J-Format Instructions (2/3)

• Define "fields" of the following number of bits each:

6 bits

26 bits

69

• As usual, each field has a name:

opcode	target	address

- Key concepts:
 - Keep opcode field identical to R-format and I-format for consistency
 - Combine other fields to make room for target address
- Optimization:
 - Jumps only jump to word aligned addresses
 - last two bits are always 00 (in binary)
 - specify 28 bits of the 32-bit bit address

J-Format Instructions (3/3)

- Where do we get the other 4 bits?
 - Take the 4 highest order bits from the PC
 - Technically, this means that we cannot jump to anywhere in memory, but it's adequate 99.9999...% of the time, since programs aren't that long
 - Linker and loader avoid placing a program across an address boundary of 256 MB
- Summary:
 - New PC = PC[31..28] || target address (26 bits) || 00
 - Note: II means concatenation4 bits || 26 bits || 2 bits = 32-bit address
- If we absolutely need to specify a 32-bit address:
 - Use *jr* \$*ra* # jump to the address specified by \$*ra* 70

MIPS Jump, Branch, Compare

Instruction	Example	Meaning
branch on equal	beq \$1,\$2,25	if (\$1 == \$2) go to PC+4+100 Equal test; PC relative branch
branch on not eq.	bne \$1,\$2,25	if (\$1!= \$2) go to PC+4+100 Not equal test; PC relative
set on less than	slt \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0 Compare less than; 2's comp.
set less than imm.	slti \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0 Compare < constant; 2's comp
jump	j 10000	go to 10000 26-bit+4-bit of PC

Outline

- Instruction set architecture (using MIPS ISA as an example)
- Operands
 - Register operands and their organization
 - Immediate operands
 - Memory operands, data transfer, and addressing
- Instruction format
- Operations
 - Arithmetic and logical
 - Decision making and branches
 - Jumps for procedures (Sec. 2.7)

Procedures	Procedures
 Procedure/Subroutine A set of instructions stored in memory which perform a set of operations based on the values of parameters passed to it and returns one or more values Steps for execution of a procedure or subroutine The program (caller) places parameters in places where the procedure (callee) can access them The program transfers control to the procedure The procedure gets storage needed to carry out the task The procedure carries out the task, generating values The procedure (callee) places values in places where the program (caller) can access them The procedure transfers control to the program (caller) 	<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header>

Procedures

٠	int f1 (inti, intj, intk, intg))
	{ ::::	

return 1; callee

• int f2 (ints1, ints2)

```
{

......

add 33, 54, 53

i = f1 (3,4,5, 6);

add 2, 53, 53
```

- :::: }
- How to pass parameters & results?
- How to preserve caller register values?
- How to alter control? (i.e., go to callee, return from callee)

caller

Procedure calling/return

•Studies of programs show that a large portions of procedures have a few parameters passed to them and return a very few, often one value to the caller

•Parameter values can be passed in registers

- •MIPS allocates various registers to facilitate use of procedures
 - •\$a0-\$a3 four argument registers in which to pass parameters
 - •\$v0-\$v1 two value registers in which to return values
 - •\$ra one return address register to return to point of origin

•jump-and-link instruction jal ProcedureAddress

>Jump to an address and simultaneously save the address of the following instruction in register \$ra (What is the address of the following instruction?)

>jal is a J-format instruction, with 26 bits relative word address. Pseudodirect addressing applies in this case.



Registers Conventions for MIPS

0	zer	o constant 0	16	s0	callee saves
1	at	reserved for assembler	 		(caller can clobber)
2	v0	expression evaluation &	23	s7	
3	v1	function results	24	t8	temporary (cont'd)
4	a0	arguments	25	t9	
5	a1		26	k0	reserved for OS kernel
6	a2		27	k1	
7	a3		28	gp	pointer to global area
8	t0	temporary: caller saves	29	sp	stack pointer
 		(callee can clobber)	30	fp	frame pointer
15	t7		31	ra	return address (HW)

String Copy Procedure in C

			<pre>void strcpy (char x[], char y[]) { int i;</pre>
			i = 0:
			while ((x[i] = y[i]) != '\0')
			i+=1;
strc	py:		}
	addi	\$sp, \$sp, -4	# adjust stack for 1 more item
	sw	\$s0, 0(\$sp)	# save \$s0
	add	\$s0, \$zero, \$zero	# i = 0
L1:	add	\$t1, \$s0, \$a1	# address of y[i] in \$t1
	lb	\$t2, 0(\$t1)	# t2 = y[i]
	add	\$t3, \$s0, \$a0	# address of x[i] in \$t3
	sb	\$t2, 0(\$t3)	# x[i] = y[i]
	beq	\$t2, \$zero, L2	# if y[i]==0, go to L2
	addi	\$s0, \$s0, 1	# i= i+1
	j	L1	# go to L1
L2:	W	\$s0, 0(\$sp)	<pre># y[i] ==0; end of string, restore old # \$s0</pre>
	addi	\$sp, \$sp, 4	#pop 1 word off stack
	jr	\$ra	#return

Nested Procedures



Array vs. Pointer



84

Clear 2(int *array, int size) { int *p, for (p = &array[0]; p < &array[size]; p = p+1)*p = 0: \$t0. \$a0 # p = &array[0] move sll \$t1, \$a1, 2 # t1 = size x 4 add \$t2, \$a0, \$t1 #t2 = &array[size] Loop2: sw \$zero, 0(\$t0) # memory[p] = 0# p= p+4 addi \$t0, \$t0, 4 # compare p, & array[size] slt \$t3, \$t0, \$t2 bne \$t3, \$zero, Loop2

Array vs. Pointer

85

Array vs. Pointer

Array

-		
move	\$t0, \$zero # i =0	
Loopissi	\$11, \$10, 2 #1°2	
add	\$t2, \$a0, \$t1 #t2 = address of array[i]	
sw	\$zero, 0(\$t2) # array [i] = 0	# of Instruction per iteration
addi	\$t0, \$t0, 1 # i = i +1	= 7
slt	\$t3, \$t0, \$a1 # compare i and size	
bne	\$t3, \$zero, loop1	

Pointer

mo sll add Loop2: sw add slt	ve \$t0, \$a \$t1, \$a d \$t2, \$a v \$zero, di \$t0, \$t \$t3, \$t0	a0 # i1, 2 # a0, \$t1 # , 0(\$t0) # 0, 4 # 0, \$t2 # zero 1 con2	p = &array[0] t1 = size x 4 t2 = &array[size] memory[p] = 0 p= p+4 compare p, & arra	# c = · y[size]	f Instruction per iteration
bn	e \$t3,\$z	zero, Loop2			

Procedure calling/return

- How to do the return jump?
 - •Use a jr instruction jr \$ra
- •Refined MIPS steps for execution of a procedure
 - Caller puts parameter values in \$a0-\$a3
 - Caller uses a jal X to jump to procedure X (callee)
 - ≻Callee performs calculations
 - ≻Callee place results in \$v0-\$v1
 - Callee returns control to the caller using jr \$ra

87

More Registers??

•What happens when the compiler needs more registers than 4 argument and 2 return value registers?

Can we use \$t0-\$t7, \$s0-\$s7 in callee or does caller need values in these registers??

>\$t0-\$t9: 10 temporary registers that are not preserved by the callee on a procedure call

≻\$s0-\$s7: 8 saved registers that must be preserved on a procedure call if used

•Any registers needed by the caller must be restored to the values they contained before the procedure was invoked

•How?

- ≻Spill registers to memory
- ≻use the registers in callee
- ➤restore contents from memory

•We need a stack (LIFO data structure) (Why?)

- ➢Placing data onto stack push
- ➢Removing data from stack pop

Stack and Stack Pointer

•A pointer is needed to the stack top , to know where the next procedure should place the registers to be spilled or where old register values can be found (stack pointer)

•\$sp is the stack pointer

- •Stacks grow from higher addresses to lower addresses
 - •What does a push/pop means in terms of operations on the stack pointer (+/-)?



Simple Example_{1/2}

int leaf_example (int g, int h, int i, int j)	Leaf_example:	#procedure label
{	subi \$sp,\$sp,4	#make room for 1 item
int f; f = $(g+h) - (i+j);$	sw \$s0, 0 (\$sp)	#store register \$s0 for use later
return f;		
}	add \$t0, \$a2, \$a1	# \$t0 ← g+h
What is the generated MIPS assembly code?	add \$t1,\$a2,\$a3	# \$t1 ← i+j
	sub \$s0,\$t0,\$t1	#f ← \$t0-\$t1
 •g,h, i, and j correspond to \$a0 through \$a3 •Local variable f corresponds to \$s0. Hence, we need to save \$s0 before 	add \$v0,\$s0,\$zero	# set up return value in \$v0
actually using it for local variable f (maybe caller needs it)	lw \$s0, 0(\$sp)	# restore register \$s0 for caller
•Return value will be in \$v0	addi \$sp,\$sp,4	#adjust stack to delete 1 item
•Textbook assumes that \$t0, \$t1 need to be saved for caller (page 135)	jr \$ra	#jump back to caller

Simple Example_{2/2}



subi \$sp,\$sp,12	# adjust stack to make room for 3 item
sw \$t1, 8(\$sp)	# save register \$t1 for later use
sw \$t0 ,4(\$sp)	# save register \$t0 for later use
sw \$s0,0(\$sp)	# save register \$s0 for later use

91

Real Picture: It is not that Simple_{1/2}

How about if a procedure invokes another procedure?
•main calls procedure A with one argument
•A calls procedure B with one argument
•If precautions not taken
>\$a0 would be overwritten when B is called and value of parameter passed to A would be lost
>When B is called using a jal instruction, \$ra is overwritten
•How about if caller needs the values in temporary registers \$t0-\$t9?
•More than 4 arguments?
•Local variables that do not fit in registers defined in procedures? (such as?)
•We need to store the register contents and allocate the local variables somewhere?
•We already saw a solution when we saved \$s0 before using it in the previous example

Real Picture: It is not that Simple_{2/2}

Solution

>Use segment of stack to save register contents and hold local variables (procedure frame or activation record)

>If \$sp changes during procedure execution, that means that accessing a local variable in memory might use different offsets depending on their position in the procedure

Some MIPS software uses a frame pointer \$fp to point to first word procedure frame

≻\$fp provides a stable base register within a procedure for local memory references

> \$sp points to the top of the stack, or the last word in the current procedure frame

An activation record appears on the stack even if \$fp is not used.

93

Procedure Call details_{1/3}

Caller

•Passes arguments

≻The first 4 in registers \$a0-\$a3

The remainder of arguments in the stack (push onto stack)

 \checkmark Load other arguments into memory in the frame

✓\$sp points to last argument

•Save the <u>caller-saved</u> registers (\$a0-\$a3 and \$t0-\$t9) if and only if the caller needs the contents intact after call return

•Execute a jal instruction which saves the return address in \$ra and jumps to the procedure

Procedure Call details_{2/3}

Callee

•Allocates memory on the stack for its frame by subtracting the frame's size from the stack pointer ($sp \leftarrow sp - frame size$)

•Save callee-saved registers in the frame (\$s0-\$s7, \$fp, and \$ra) before altering them since the caller expects to find these registers unchanged after the call

>\$fp is saved by every procedure that allocates a new stack frame (we will not worry about this issue in our examples)

≻\$ra only needs to be saved if the callee itself makes a call

•Establish its frame pointer (we will not worry about this issue in our examples)

•The callee ends by

•Return the value if a function in \$v0

•Restore all callee-saved registers that were saved upon procedure entry

•Pop the stack frame by adding the frame size to \$sp

•Return by jumping to the address in register \$ra (jr \$ra)

95

Procedure Call details_{3/3}





Example: Swap array Elements

void swap (int v[], int k)	swap:	#procedure label
{	add \$t1, \$a1, \$a1	# \$t1 ← k *2
int temp;	add \$t1,\$t1,\$t1	# \$t1 ← k *4
temp = v[k]; $v[k] = v[k+1];$	add \$t1,\$a0,\$t1	#\$t1
v[k+1] = temp;		
}	lw \$t0, 0(\$t1)	# temp \leftarrow v[k]
What is the generated MIPS assembly code?	lw \$t2, 4(\$t1)	# $t_2 \leftarrow v[k+1]$
•v and k correspond to \$a0 and \$a1		
 What is actually passed as v? 		
The base address of the array	sw \$t2,0(\$t1)	$\#v[k] \leftarrow $ \$t2 (which is v[k+1])
•Local variable temp corresponds to \$t0. (Why we can use \$t0 and not use \$s0 as explained before?)	sw \$t0,4(\$t1)	$\# v[k+1] \leftarrow v[k] \text{ (temp)}$
≻This is a leaf procedure	jr \$ra	#jump back to caller
>\$t0 does not have to be saved by callee		
 No registers need to be saved 		
•No return value		

Stack Stack Stack main main main fact(3) fact(3) fact(3) Old \$a0 Old \$a0 Old \$a0 Old \$ra Old \$ra Old \$ra fact(2) fact(2) Old \$a0 Call to fact(2) returns Old \$a0 Old \$ra Old \$ra Call to fact(1) returns Old \$a0 fact(1) Old \$ra 99

Stack Frames: A call to fact(3)

Example: A Recursive Procedure

int fact (int n)	fact:		#procedure label
{		addi \$sp,\$sp,-8	#make room for 2 items
if (n < 1)		sw \$ra, 04(\$sp)	#store register \$ra
return 1; else		sw \$a0,0(\$sp)	# store register \$a0
return (n $*$ fact(n-1));		slti \$t0,\$a0, 1	# test if $n < 1$
}		beq \$t0, \$zero,L1	# if n >= 1, go to L1
What is the generated MIPS assembly code?		addi \$v0, \$zero, 1	# return 1
		addi \$sp,\$sp,8	# pop 2 items off the stack
•Parameter n corresponds to \$a0		jr \$ra	# return to caller
		addi \$a0,\$a0,-1	# next argument is n-1
• This procedure makes recursive calls which means \$a0 will be overwritten		jal fact	# call fact with argument n-1
and so does \$ra when executing jal		lw \$a0,0(\$sp)	# restore argument n
instruction (Why?). Implications?		lw \$ra,4(\$sp)	# restore \$ra
•Return value will be in \$v0		addi \$sp,\$sp,8	# adjust stack pointer
		mul \$v0,\$a0,\$v0	# return n *fact (n-1)
		jr \$ra	#return to caller

Registers Conventions for MIPS

0	zer	o constant 0	16	s0	callee saves
1	at	reserved for assembler			(caller can clobber)
2	v0	expression evaluation &	23	s7	
3	v1	function results	24	t8	temporary (cont'd)
4	a0	arguments	25	t9	
5	a1		26	k0	reserved for OS kernel
6	a2		27	k1	
7	a3		28	gp	pointer to global area
8	t0	temporary: caller saves	29	sp	stack pointer
		(callee can clobber)	30	fp	frame pointer
15	t7		31	ra	return address (HW)

Fig. 2.18

JAL and JR

- Single instruction to jump and save return address: jump and link (jal)
 - Replace:
 - 1008 addi \$ra,\$zero,1016 #\$ra=1016 1012 j sum

#go to sum

with:

1012 jal sum # \$ra=1016,go to sum

- Step 1 (link): Save address of *next* instruction into \$ra
- Step 2 (jump): Jump to the given label
- Why have a jal? Make the common case fast: functions are very common
- jump register: jr register
 - jr provides a register that contains an address to jump to; usually used for procedure return 101

MIPS Jump, Branch, Compare

Instruction	Example	Meaning
branch on equal	beq \$1,\$2,25	if (\$1 == \$2) go to PC+4+100
		Equal test; PC relative branch
branch on not eq	bne \$1,\$2,25	if (\$1!= \$2) go to PC+4+100
		Not equal test; PC relative
set on less than	slt \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0
		Compare less than; 2's comp.
set less than imm	. slti \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0
		Compare < constant; 2's comp
jump	j 10000	go to 10000 26-bit+4-bit of PC
jump register	jr \$31	go to \$31
		For switch, procedure return
jump and link	jal 10000	\$31 = PC + 4; go to 10000
		For procedure call

Why Procedure Conventions?

• Definitions

- Caller: function making the call, using jal
- Callee: function being called
- Procedure conventions as a contract between the Caller and the Callee
- If both the Caller and Callee obey the procedure conventions, there are significant benefits
 - People who have never seen or even communicated with each other can write functions that work together
 - Recursion functions work correctly

103

Caller's Rights, Callee's Rights

- Callees' rights:
 - Right to use VAT registers freely
 - Right to assume arguments are passed correctly
- To ensure callees's right, caller saves registers:
 - Return address \$ra
 - \$a0, \$a1, \$a2, \$a3 - Arguments
 - \$v0, \$v1 – Return value
 - \$t Registers \$t0 - \$t9
- Callers' rights:
 - Right to use S registers without fear of being overwritten by callee
 - Right to assume return value will be returned correctly
- To ensure caller's right, callee saves registers:
 - \$s Registers \$s0 - \$s7



Addressing in Branches and Jumps **Branching Far Away** • J-type • If we need branch farther than can be represented in the 16 bits of the conditional branch instruction 6 bits 26 bits - Ex: beq \$s0, \$s1, L1 • L1 with 16 bits is not sufficient • I-type • The new instructions replace the short-address conditional 6 bits 5 bits 5 bits 16 bits branch: – Program counter = Register + Branch address bne \$\$0, \$\$1, L2 • PC-relative addressing j Ll – We can branch within $\pm 2^{15}$ words of the current instruction. L2: - Conditional branches are found in loops and in if statements, so they tend to branch to a nearby instruction. 109 111 Addressing Modes J-type Addressing mode Example Meaning • 26-bit field is sufficient to represent 32-bit address? egister Add R4,R3 $R4 \leftarrow R4 + R3$ - PC is 32 bits Immediate Add R4.#3 $R4 \leftarrow R4+3$ • The lower 28 bits of the PC come from the 26-bit field Displacement Add R4,100(R1) $R4 \leftarrow R4 + Mem[100 + R1]$ Register indirect Add R4,(R1) $R4 \leftarrow R4 + Mem[R1]$ - The field is a word address Indexed / Base Add R3.(R1+R2) - It represents a 28-bit byte address $R3 \leftarrow R3 + Mem[R1 + R2]$ Direct / Absolute Add R1,(1001) $R1 \leftarrow R1 + Mem[1001]$ • The higher 4 bits Memory indirect Add R1,@(R3) $R1 \leftarrow R1 + Mem[Mem[R3]]$

Auto-increment

Scaled

Auto-decrement Add R1,-(R2)

Add R1,(R2)+

Add R1,100(R2)[R3]

- Come from the original PC content
- An address boundary of 256 MB (64 million instructions)

 $R1 \leftarrow R1 + Mem[R2]$

 $R1 \leftarrow R1 + Mem[R2]$

Mem[100+R2+R3*d]

 $R2 \leftarrow R2+d$

 $R2 \leftarrow R2-d$

 $R1 \leftarrow R1+$





Assembler

- Assembler
 - The assembler turns the assembly language program (pseudoinstructions) into an object file.
 - An object file contains
 - machine language instructions
 - Data –
 - Symbol table: A table that matches names of labels to the addresses of the memory words that instruction
 - occupy. – In MIPS
 - Register \$at is reserved for use by the assembler.

121

An Object File for UNIX Systems



Linker (Link editor)

- Linker takes all the independently assembled machine language programs and "stitches" them together to produce an executable file that can be run on a computer.
- There are three steps for the linker:
 - 1.Place code and data modules symbolically in memory.
 - 2.Determine the addresses of data and instruction labels.
 - 3.Patch both the internal and external references.

123

Linker

- The linker use the relocation information and symbol table in each object module to resolve all undefined labels.
- If all external references are resolved, the linker next determines the memory locations each modules will occupy.



Loader

- Read the executables file header to determine the size of the text and data segments
- Creates an address space large enough for the text and data
- Copies the instructions and data from the executable file into memory
- Copies the parameters (if any) to the main program onto the stack
- Initializes the machine registers and sets the stack pointer the first free location
- Jump to a start-up routine which copies the parameters into the argument registers mainO:

```
_start_up:
lw a0, offset($sp)
jal main;
exit
```

126

Dynamically Linked Libraries (DLL)

- Disadvantages with traditional statically linked library
 - Library updates
 - Loading the whole library even if all of the library is not used
 - The standard C library is 2.5 MB.
- Dynamically linked library
 - The libraries are not linked and loaded until the program is run.
 - Lazy procedure linkage
 - Each routine is linked only after it is called.

127

Dynamic Linking

- O.S. services request of dynamic linking
 - Dynamic loader is one part of the OS
 - Instead of executing a JSUB instruction that refers to an external symbol, the program makes a load-and-call service request to the OS
- Example
 - When call a routine, pass routine name as parameter to O.S. (a)
 - If routine is not loaded, O.S. loads it from library and pass the control to the routine (b and c)
 - When the called routine completes it processing, it returns to the caller (O.S.) (d)
 - When call a routine and the routine is still in memory, O.S. simply passes the control to the routine (e)



Compiler Optimization Summary

Optimization name	Explanation	GL
High level	At or near the source level; processor independent	
Procedure integration	Replace procedure call by procedure body	O3
Local	Within straight-line code	
Common subexpression	Replace two instances of the same computation by single copy	01
elimination Constant propagation	Replace all instances of a variable that is assigned a constant with the constant	01
	Rearrange expression tree to minimize resource needed for	
Stack height reduction	expression evaluation	01
Global	Across a branch	
Global common subexpression elimination	Same as local, but this version crosses branches	02
Copy propagation	Replace all instances of a variable A that has been assigned X (i.e., $A=X$) with X	02
Code motion	Remove code from a loop that computes same value each iteration of the loop	02
Induction variable elimination	Simplify/eliminate array addressing calculations within loops	02
Processor dependent	Depends on processor knowledge	
Strength reduction	Example: replace multiply by a constant with shifts	01
Pipeline scheduling	Reorder instructions to improve pipeline performance	Q1
Branch offset optimization	Choose the shortest branch displacement that reaches target	01

133

				MIPSop	perands	
	Name	Exampl	е		Comment	S
		\$s0-\$s7, \$t0-\$t	9, \$zero,	Fast locations f	or data. In MIPS, data must be ir	registers to perform
	32 registers	\$a0-\$a3, \$v0-\$v	1, \$gp,	arithmetic. MIF	S register \$zero always equals (). Register \$at is
		\$fp, \$sp, \$ra,	\$at	reserved for the	e assembler to handle large cons	tants.
To		Memory[0],		Accessed only	by data transfer instructions. MIF	*S uses byte addresses, so
10	2 ³⁰ memory	Memory[4],		sequential word	ls differ by 4. Memory holds data	structures, such as arravs,
	words	Memory[429496729	2]	and spilled regi	sters, such as those saved on pr	ocedure calls.
Summarize	MIPS assembly language					
• • • • • • • • • • •	Category	Instruction	Ex	ample	Meaning	Comments
		add	add \$s1,	\$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
	Arithmetic	subtract	sub \$s1,	\$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
		add immediate	addi \$s1	, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
		load w ord	lw \$s1,	100(\$s2)	\$s1 = Memory[\$s2+100	Word from memory to register
		store word	sw \$sl,	100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	Data transfer	load byte	lb \$s1,	100(\$s2)	\$s1 = Memory[\$s2+100	Byte from memory to register
		store byte	sb \$s1,	100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
		load upper immediate	lui \$s1,	100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
		branch on equal	beq \$sl	, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	Conditional	branch on not equal	bne \$s1	, \$s2, 25	if (\$s1 != \$s2) go to PC+4+100	Not equal test; PC-relative
	branch	set on less than	slt \$sl	, \$s2, \$s3	if (\$s2 < \$s3) \$s1=1; else \$s1 =0	Compare less than; for beq, bne
		set less than immediate	slti \$s	1, \$s2, 100	if (\$s2 < 100) \$s1=1; else \$s1 =0	Compare less than constant
		jump	j 250	D	go to 10000	Jump to target address
	Uncondi-	jump register	jr \$ra		qo to \$ra	For switch, procedure return
	tional jump	jump and link	jal 250	D	\$ra = PC + 4; go to 10000	For procedure call

Summary: MIPS ISA (1/2)

- 32-bit fixed format instructions (3 formats)
- 32 32-bit GPR (R0 = zero), 32 FP registers, (and HI LO) – partitioned by software convention
- 3-address, reg-reg arithmetic instructions
- Memory is byte-addressable with a single addressing mode: base+displacement
 - 16-bit immediate plus LUI
- Decision making with conditional branches: beq, bne
 - Often compare against zero or two registers for =
 - To help decisions with inequalities, use: "Set on Less Than"called slt, slti, sltu, sltui
- Jump and link puts return address PC+4 into link register \$ra (R31)
- Branches and Jumps were optimized to address to words, for greater branch distance

Summary: MIPS ISA (2/2)

- Immediates are extended as follows:
 - logical immediate: zero-extended to 32 bits
 - arithmetic immediate: sign-extended to 32 bits
 - Data loaded by lb and lh are similarly extended: lbu, lhu are zero extended; lb, lh are sign extended
- Simplifying MIPS: Define instructions to be same size as data (one word), so they can use same memory
- Stored Program Concept: Both data and actual code (instructions) are stored in the same memory
- Instructions formats are kept as similar as possible

R	opcode	rs	rt	rd	shamt	funct
I	opcode	rs	rt	immediate		
J	opcode	target address				

Alternative Architectures

- Design alternative:
 - to provide more powerful operations
 - to reduce number of instructions executed
 - danger is a slower cycle time and/or a higher CPI
 -"The path toward operation complexity is thus fraught with peril. To avoid these problems, designers have moved toward

• Let's look (briefly) at Intel IA-32

simpler instructions"

IA-32 Overview

- Complexity:
 - Instructions from 1 to 17 bytes long
 - one operand can come from memory
 - complex addressing modes
 e.g., "base or scaled index with 8 or 32 bit displacement"
- Saving grace:
 - the most frequently used instructions are not too difficult to build
 - compilers avoid the portions of the architecture that are slow
- *"what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective"*

IA-32

- 1978: Intel 8086 is announced (16 bit architecture)
- 1980: 8087 floating point coprocessor is added
- 1982: 80286 increases address space to 24 bits, +instructions
- 1985: 80386 extends to 32 bits, new addressing modes
- 1989-1995: 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
- 1997: 57 new "MMX" instructions are added, Pentium II
- 1999: Pentium III added another 70 instructions for streaming SIMD extension (SSE)
- 2001: Another 144 instructions (SSE2)
- 2003: AMD extends to increase address space to 64 bits, widens all registers to 64 bits and other changes (AMD64)
- 2004: Intel capitulates and embraces AMD64 (calls it EM64T) and adds more media extensions

"This history illustrates the impact of the "golden handcuffs" of compatibility "adding new features as someone might add clothing to a packed bag" "an architecture that is difficult to explain and impossible to love"

IA-32 Registers



Fewer registers than MIPS

IA-32 Addressing Mode

• Registers are not "general purpose" – note the restrictions below

Mode	Description	Register restrictions	MIPS equivalent
Register Indirect	Address is in a register.	not ESP or EBP	1w \$s0,0(\$s1)
Based mode with 8- or 32-bit displacement	Address is contents of base register plus displacement.	not ESP or EBP	lw \$s0,100(\$s1)#≤16-bit #displacement
Base plus scaled Index	The address is Base + (2 ^{Scale} x Index) where Scale has the value 0, 1, 2, or 3.	Base: any GPR Index: not ESP	mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,0(\$t0)
Base plus scaled Index with 8- or 32-bit displacement	The address is Base + (2 ^{Scale} x Index) + displacement where Scale has the value 0, 1, 2, or 3.	Base: any GPR Index: not ESP	mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,100(\$t0)#≤16-bit #displacement

FIGURE 2.42 IA-32 32-bit addressing modes with register restrictions and the equivalent MIPS code. The Base plus Scaled Index addressing mode, not found in MIPS or the PowerPC, is included to avoid the multiplies by four (scale factor of 2) to turn an index in a register into a byte address (see Figures 2.34 and 2.36). A scale factor of 1 is used for 16-bit data, and a scale factor of 3 for 64-bit data. Scale factor of 0 means the address is not scaled. If the displacement is longer than 16 bits in the second or fourth modes, then the MIPS equivalent mode would need two more instructions: a 101 to load the upper 16 bits of the displacement and an add to sum the upper address with the base register \$51. (Intel gives two different names to what is called Based addressing mode-Based and Indexed-but they are essentially identical and we combine them here.) Fig. 2.42

141

IA-32 Typical Instructions

- Four major types of integer instructions:
 - Data movement including move, push, pop
 - Arithmetic and logical (destination register or memory)
 - Control flow (use of condition codes / flags)
 - String instructions, including string move and compare

Instruction	Function
JE name	if equal(condition code)[EIP=name); EIP-128≤ name < EIP+128
JMP name	EIP=name
CALL name	<pre>SP=SP-4; M[SP]=EIP+5; EIP=name;</pre>
MOVW EBX,[EDI+45]	EBX=M[EDI+45]
PUSHESI	SP=SP-4; M[SP]=ESI
POP EDI	EDI=M[SP]; SP=SP+4
ADD EAX.#6765	EAX= EAX+6765
TEST EDX.#42	Set condition code (flags) with EDX and 42
MOVSL	M[EDI]=M[ESI]; EDI=EDI+4; ESI=ESI+4

1.IA-32: Two-operand operation vs. MIPS: three-operand operation 2.IA-32: Register memory 1/122 2.IA-32: Register-memory vs. MIPS: register-register

IA-32 instruction Formats



IA-32 variable-length encoding vs. MIPS fixed-length encoding

143

Summary

- Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate
- Design Principles:
 - simplicity favors regularity
 - smaller is faster
 - good design demands compromise
 - make the common case fast
- Instruction set architecture
 - a very important abstraction indeed!