Chapter 4
Exploiting Instruction-Level Parallelism with Software Approaches

November 2004
Chapter Overview

4.1 Basic Compiler Techniques for Exposing ILP
4.2 Static Branch Prediction
4.3 Static Multiple Issue: The VLIW Approach
4.4 Advanced Compiler Support for ILP
4.7 Intel IA-64 Architecture and Itanium Processor
4.1 Basic Compiler Techniques for Exposing ILP

• To avoid a pipeline stall, a dependent instruction must be separated from the source instruction by a distance in clock cycles equal to the pipeline latency of that source instruction.

• How can compilers recognize and take advantage of ILP? It depends on
  – the amount of ILP available in the program
  – the latencies of the functional units in the pipeline (assume no structural hazards)

• Basic compiler technique – Loop Unrolling

<table>
<thead>
<tr>
<th>Instruction producing result</th>
<th>Instruction using result</th>
<th>Latency in clock cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP ALU op</td>
<td>Another FP ALU op</td>
<td>3</td>
</tr>
<tr>
<td>FP ALU op</td>
<td>Store double</td>
<td>2</td>
</tr>
<tr>
<td>Load double</td>
<td>FP ALU op</td>
<td>1</td>
</tr>
<tr>
<td>Load double</td>
<td>Store double</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 4.1 Latencies of FP operations used in this chapters. Assume an integer load latency of 1. Dranches have a delay of one clock cycle.
Basic Pipeline Scheduling

Example: adding a scalar to a vector

```
for (i=1000; i>0; i=i-1)
    x[i] = x[i] + s;
```

Straightforward MIPS code

<table>
<thead>
<tr>
<th>Loop</th>
<th>Instruction</th>
<th>Clock cycle issued</th>
</tr>
</thead>
<tbody>
<tr>
<td>L.D</td>
<td>F0,0(R1)</td>
<td>1</td>
</tr>
<tr>
<td>ADD.D</td>
<td>F4,F0,F2</td>
<td>2</td>
</tr>
<tr>
<td>S.D</td>
<td>F4,0(R1)</td>
<td>3</td>
</tr>
<tr>
<td>DADDUI</td>
<td>R1,R1,#-8</td>
<td>4</td>
</tr>
<tr>
<td>BNE</td>
<td>R1,R2,Loop</td>
<td>5</td>
</tr>
</tbody>
</table>

Without any scheduling (10 cycles per loop)

Basic pipeline scheduling (6 cycles per loop; 3 for loop overhead: DADDUI and BNE)

```
Loop:  L.D     F0,0(R1)
       DADDUI  R1,R1,#-8
       ADD.D   F4,F0,F2
       stall
       BNE     R1,R2,Loop
       S.D     F4,8(R1)
```

;delayed branch
;altered & interchanged with DADDUI
Loop Unrolling

Four copies of the loop body
- Eliminate 3 branch 3 decrements of R1 => improve performance
- Require symbolic substitution and simplification
- Increase code size substantially => expose more computation that can be scheduled => Gain from scheduling on unrolled loop is larger than original

Unrolling without Scheduling (28 cycles/14 instr.)

```
Loop:  L.D   F0,0(R1)
       ADD.D  F4,F0,F2
       S.D   F4,0(R1) ;drop DADDUI & BNE
       L.D   F6,-8(R1)
       ADD.D  F8,F6,F2
       S.D   F8,-8(R1) ;drop DADDUI & BNE
       L.D   F10,-16(R1)
       ADD.D  F12,F10,F2
       S.D   F12,-16(R1) ;drop DADDUI & BNE
       L.D   F14,-24(R1)
       ADD.D  F16,F14,F2
       S.D   F16,-24(R1)
       DADDUI R1,R1,#-32
       BNE   R1,R2,Loop
```

Each L.D has 1 stall, each ADD.D 2, the DADDUI 1, the branch 1, plus 14 instruction issue cycles

Unrolling with Scheduling (14 cycles)

```
Loop:  L.D   F0,0(R1)
       L.D   F6,-8(R1)
       L.D   F14,-24(R1)
       ADD.D  F4,F0,F2
       ADD.D  F8,F6,F2
       ADD.D  F12,F10,F2
       ADD.D  F16,F14,F2
       ADD.D  F16,-8(R1)
       DADDUI R1,R1,#-32
       S.D   F4,0(R1)
       S.D   F8,-8(R1)
       BNE   R1,R2,Loop
       S.D   F16,8(R1);8-32 = -24
```
Summary of Loop Unrolling Example

Decisions and transformations:
1. Determine that it was legal to move the SD after the DADDUI and BNE, and find the amount to adjust the SD offset.
2. Determine that unrolling the loop would be useful by finding that the loop iterations were independent, except for the loop maintenance code.
3. Use different registers to avoid unnecessary constraints that would be forced by using the same registers for different computations.
4. Eliminate the extra tests and branches and adjust the loop termination and iteration code.
5. Determine that the loads and stores in the unrolled loop can be interchanged by observing that the loads and stores from different iterations are independent. This requires analyzing the memory addresses and finding that they do not refer to the same address.
6. Schedule the code, preserving any dependences needed to yield the same result as the original code.

Key requirements: understanding of
• how an instruction depends on another
• how the instructions can be changed or reordered given the dependences
Symbolic Substitution to Remove Data Dependence

Unrolled but unoptimized with extra DADDUI

- symbolically computing the intermediate values and folding the computation into L.D and S.D instruction
- changing final DADDUI into a decrement by 32
  Three DADDUI removed
Register Renaming to Remove Name Dependence

gray arrow: data dependence
black arrow: name dependence

Each loop becomes independent
Only true dependences remain (gray arrow)

Loop:
1. L.D  F0,0(R1)
2. ADD.D F4,F0,F2
3. S.D  F4,0(R1); drop DADDUI & BNE
4. L.D  F0,-8(R1)
5. ADD.D F4,F0,F2
6. S.D  F4,-8(R1); drop DADDUI & BNE
7. L.D  F0,-16(R1)
8. ADD.D F4,F0,F2
9. S.D  F4,-16(R1); drop DADDUI & BNE
10. L.D  F0,-24(R1)
11. ADD.D F4,F0,F2
12. S.D  F4,-24(R1)
13. DADDUI R1,R1,#-32
14. BNE  R1,R2,LOOP

Loop:
1. L.D  F0,0(R1)
2. ADD.D F4,F0,F2
3. S.D  F4,0(R1); drop DADDUI & BNE
4. L.D  F6,-8(R1)
5. ADD.D F8,F6,F2
6. S.D  F8,-8(R1); drop DADDUI & BNE
7. L.D  F10,-16(R1)
8. ADD.D F12,F10,F2
9. S.D  F12,-16(R1); drop DADDUI & BNE
10. L.D  F14,-24(R1)
11. ADD.D F16,F14,F2
12. S.D  F16,-24(R1)
13. DADDUI R1,R1,#-32
14. BNE  R1,R2,LOOP

(Software renaming by compilers)
Loop Unrolling with Pipeline Scheduling

Three limits to the gains achievable by loop unrolling
1. Loop overhead
   • decrease in the amount of overhead amortized with each unroll
2. Code size limitations
   • larger loops => larger code size growth => larger instruction cache miss rate
3. Compiler limitations
   • potential shortfall in registers
Loop Unrolling and Pipeline Scheduling with Static Multiple Issue

No multiple issue (14 cycles)  Two issues: 1 FP + 1 INT/Mem/Branch (12 cycles/5 loops)

<table>
<thead>
<tr>
<th>Method</th>
<th>Original</th>
<th>Schedule</th>
<th>Unroll 4</th>
<th>Unroll 4 + Schedule</th>
<th>Unroll 5 + Schedule + Multiple Issue</th>
</tr>
</thead>
<tbody>
<tr>
<td># of Instr.</td>
<td>5</td>
<td>5</td>
<td>14</td>
<td>14</td>
<td>17</td>
</tr>
<tr>
<td>Cycles/loop</td>
<td>10</td>
<td>6</td>
<td>28/4=7</td>
<td>14/4=3.5</td>
<td>12/5=2.4</td>
</tr>
</tbody>
</table>
4.2 Static Branch Prediction

• used where branch behavior is highly predictable at compile time
• architectural feature to support static branch prediction – delayed branch

The instruction in the **branch delay slot** is executed whether or not the branch is taken (for zero cycle penalty)
Static Branch Prediction for Load Stall

LD R1, 0(R2) ← Load Stall
DSUBU R1, R1, R3
BEQZ R1, L
OR R4, R5, R6
DADDU R10, R4, R3
L: DADDU R7, R8, R9

almost always taken

LD R1, 0(R2)
DADDU R7, R8, R9
DSUBU R1, R1, R3
BEQZ R1, L
OR R4, R5, R6
DADDU R10, R4, R3
L:

rarely taken

LD R1, 0(R2)
OR R4, R5, R6
DSUBU R1, R1, R3
BEQZ R1, L
DADDU R10, R4, R3
L: DADDU R7, R8, R9

assume it’s safe if mis-predicted
Static Branch Prediction Schemes

• Simplest scheme - predict branch as taken
  – 34% misprediction rate for SPEC programs (59% to 9%)

• Direction-based scheme - predict backward-going branch as taken and forward-going branch as not taken
  – Not good for SPEC programs
  – Overall misprediction rate is not less than 30% to 40%

• Profile-based scheme – predict on the basis of profile information collected from earlier runs
  – An individual branch is often highly biased toward taken or untaken
  – Changing the input so that the profile is for a different run leads to only a small change in the accuracy
Profile-based Static Branch Prediction

Misprediction rate on SPEC92
- varying widely: 3% to 24%
- in average, 9% for FP programs and 15% for integer programs

Number of instructions executed between mispredicted branches

<table>
<thead>
<tr>
<th></th>
<th>Taken</th>
<th>Profile</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP</td>
<td>30</td>
<td>173</td>
</tr>
<tr>
<td>INT</td>
<td>10</td>
<td>46</td>
</tr>
<tr>
<td>All</td>
<td>20</td>
<td>110</td>
</tr>
</tbody>
</table>

varying widely: depending on branch frequency and prediction precision
4.3 Static Multiple Issue: The VLIW Approach

Multiple Issue is the ability of the processor to start more than one instruction in a given cycle

**Flavor I: Superscalar processors**
- in-order issue varying number of instructions per clock (1-8)
- either statically scheduled (by the compiler) or dynamically scheduled (by the hardware, Tomasulo)

**Flavor II: Very Long Instruction Word (VLIW)**
- parallel issue a fixed number of instructions (4-16)
  - compilers choose instructions to be issued simultaneously
- formatted either as one very large instruction or as a fixed issue packet of smaller instructions
  - rigid in early VLIWs
- dependency checked and instruction scheduled by the compiler
  - simplifying hardware (maybe no or simpler dependency check)
  - complex compiler to uncovered enough parallelism
    - loop unrolling
    - local scheduling: operate on a single basic block
    - global scheduling: may move code across branches
- Style: “Explicitly Parallel Instruction Computer (EPIC)”
  - Intel Architecture-64 (IA-64) 64-bit address
  - Joint HP/Intel agreement in 1999/2000
Basic VLIW Approach

23 operations in 9 clock cycles (2.5 operations per cycle)
- 9 cycle for 1 iteration for the base
Unroll 7 iterations in 9 cycles (1.29 cycles per loop)
- 2.4 for unrolled 5 and scheduled version

Require at least 8 FP registers for VLIW
- 2 FP registers for the base
- 5 FP registers for unrolled 5 and scheduled version

22/(5*9)=48.9% of functional units are empty
Problems with Basic VLIW Approach

Technical problems
– increase in code size
  • unrolling
  • wasted bits for unused functional units in instruction encoding
    solutions: clever encoding, compress
– limitations of lockstep operation – synchronization restriction
  • To keep all functional units (FU) synchronized, a stall in any FU pipeline
    must cause the entire processor to stall, i.e. cache stall, exception
    recent solutions: FU operate more independently, hardware checks allow for
    unsynchronized execution once instructions are issued

Logistical problem – migration problem
– binary code compatibility – recompilation required for different numbers
  of FUs and unit latencies
  solution: object-code translation or emulation
4.4 Advanced Compiler Support For ILP

How can compilers be smart?
1. Produce good scheduling of code
2. Determine which loops might contain parallelism
3. Eliminate name dependencies

Compilers must be REALLY smart to figure out aliases -- pointers in C are a real problem

Two important ideas:
- Software Pipelining - Symbolic Loop Unrolling
- Trace Scheduling - Critical Path Scheduling
Loop-Level Dependence and Parallelism

**Loop-carried dependence**: data accesses in later iterations are dependent on data values produced in earlier iterations

structures analyzed at source level by compilers, such as
- loops
- array references
- induction variable computations

**Loop-level parallelism**
- dependence between two uses of $x[i]$
- dependent within a single iteration, not loop carried
- A loop is parallel if it can written without a cycle in the dependences, since the absence of a cycle means that the dependences give a partial ordering on the statements

```
for (i=1000; i>0; i=i-1)
  x[i] = x[i] + s;
```
P.320 Example

```c
for (i=1; i<=100; i=i+1) {
    A[i+1] = A[i] + C[i]; /* S1 */
    B[i+1] = B[i] + A[i+1]; /* S2 */
}
```

Assume A, B, and C are distinct, non-overlapping arrays
Two different dependences
1. Dependence of S1 is on an earlier iteration of S1
   S1: A[i+1] depends on A[i], S2: B[i+1] depends on B[i]
   forces successive iterations to execute in series
2. B[i+1] in S2 uses A[i+1] computed by S1 in the same iteration
   Multiple iterations of the loop could execute in parallel
Loop-carried dependence between $S_2$ ($B[i+1]$) and $S_1$ ($B[i]$)
- not circular: neither statement depends on itself
- $S_1$ depends on $S_2$, but $S_2$ does not depend on $S_1$
This loop can be made parallel

**Interchanging**
- no longer loop carried
Array Renaming

1. True dependences from S1 to S3 and from S1 to S4, based on $Y[i]$
   - not loop carried
2. antidependence from S1 to S2, based on $X[i]$
3. antidependence from S3 to S4 for $Y[i]$
4. output dependence from S1 to S4, based on $Y[i]$

```c
for (i=1; i<=100; i=i+1) {
    Y[i] = X[i] / c; /* S1 */
    X[i] = X[i] + c; /* S2 */
    Z[i] = Y[i] + c; /* S3 */
    Y[i] = c - Y[i]; /* S4 */
}
```

```c
for (i=1; i<=100; i=i+1) {
    /* Y renamed to T to remove output dependence */
    T[i] = X[i] / c;
    /* X renamed to X1 to remove antidependence */
    X1[i] = X[i] + c;
    /* Y renamed to T to remove antidependence */
    Z[i] = T[i] + c;
    Y[i] = c - T[i];
}
```
Register Renaming and Recurrence

Renaming: 2nd reference to A can be a reference to the register

```plaintext
for (i=1; i<=100; i=i+1) {
    A[i] = B[i] + C[i]
    D[i] = A[i] * E[i]
}
```

Recurrence

```plaintext
for (i=2; i<=100; i=i+1) {
    Y[i] = Y[i-1] + Y[i];
}
```

dependence distance of 5

```plaintext
for (i=6; i<=100; i=i+1) {
    Y[i] = Y[i-5] + Y[i];
}
```
Software Pipelining

• Observation: if iterations from loops are independent, then can get ILP by taking instructions from different iterations

• Software pipelining: interleave instructions from different loop iterations
  
  – reorganizes loops so that each iteration is made from instructions chosen from different iterations of the original loop (Tomasulo in SW)
Software Pipelining Example

Before: Unrolled 3 times (11/11)

1 L.D F0,0(R1)
2 ADD.D F4,F0,F2
3 S.D F4,0(R1)
4 L.D F0,-8(R1)
5 ADD.D F4,F0,F2
6 S.D F4,-8(R1)
7 L.D F0,-16(R1)
8 ADD.D F4,F0,F2
9 S.D F4,-16(R1)
10 DADDUI R1,R1,#24
11 BNE R1,R2,LOOP

After: Software Pipelined (5/11)

1 L.D F0,0(R1)
2 ADD.D F4,F0,F2
3 S.D F4,0(R1)
4 L.D F0,-8(R1)
5 ADD.D F4,F0,F2
6 S.D F4,-8(R1)
7 L.D F0,-16(R1)
8 ADD.D F4,F0,F2
9 S.D F4,-16(R1)
10 DADDUI R1,R1,#8
11 BNE R1,R2,LOOP

No RAW! (2 WARs)
Software Pipelining and Loop Unrolling

• Software pipelining
  – Can be thought of as symbolic loop unrolling
  – May use loop-unrolling to figure out how to pipeline the loop

• Loop unrolling reduces the overhead of the loop
  – the branch and counter update code
  – but every time the inner unrolled loop still need be initiated

Software pipelining reduces the time when the loop is not running at peak speed to once per loop
  – major advantage: consumes less code space
  – In practice, compilation using software pipelining is quite difficult
    the best performance can come from doing both

25 loops with 4 unrolled iterations each
= 100 iterations
Global Code Scheduling

• Loop unrolling and s/w pipelining mainly work for basic blocks
• Global code scheduling: moving instructions across branches
  – Aims to compact a code fragment with internal control structure into the **shortest possible sequence** that preserves the data and control dependences
  – Requires estimates of the relative frequency of different paths
    • shortest possible sequence = shortest sequence for the **critical path**
  – Can not guarantee faster code

Two tasks
1. Find the common path
2. Move the assignments to B or C
Trace Scheduling – Critical Path Scheduling

Two steps:

- **Trace Selection**
  - Trace profiling first
  - Find likely sequence of basic blocks (trace) of (loop unrolled, statically predicted or profile predicted) long sequence of straight-line code
  - Unwinding frequent path

- **Trace Compaction**
  - Squeeze trace into few VLIW instructions
  - Need *bookkeeping code* in case prediction is wrong
  - If an instruction can be moved and thereby make the trace execute faster, it is moved

• Compiler undoes bad guess (discards values in registers)
• Subtle compiler bugs mean wrong answer
  vs. poorer performance; no hardware interlocks

```
if(A[i]==0)
  B[i]=
else
  X
C[i]=
```

```
B[i]=
C[i]=
if(A[i]!=0) {
  undo
  X
}
```
Unwinding Frequent Path

• Assume it’s the inner loop and the likely path
• Unwind it four times
• Require the compiler to generate and trace the compensation code
Superblocks

• superblock: single entry point but allow multiple exits
  – Compacting a superblock is much easier than compacting a trace

• Tail duplication
  – Create a separate block that corresponds to the portion of the trace after the entry

• Superblock approach vs. trace-based approach
  – Reduce the complexity of bookkeeping and scheduling, but may enlarge code size
  – Both may be most appropriate when other techniques fail
Tail Duplication

Create a separate block that corresponds to the portion of the trace after the entry.
Summary - Software Approaches to Exploiting ILP

• Basic block
  – loop unrolling and basic pipeline scheduling
  – software pipelining

• Trace
  – trace scheduling and unwinding path

• Super block
  – tail duplication
4.7 Intel IA-64 and Itanium Processor

Designed to benefit VLIW approach

IA-64 Register Model

• 128 64-bit GPR (65 bits actually)
• 128 82-bit floating-point registers
  - two extra exponent bits over the standard 80-bit IEEE format
• 64 1-bit predicate register
• 8 64-bit branch registers, used for indirect branches
• a variety of registers used for system control, etc.

• other supports:
  - register stack frame: like register window in SPARC
    • current frame pointer (CFM)
    • register stack engine
### Five Execution Unit Slots in IA-64

<table>
<thead>
<tr>
<th>Execution unit slot</th>
<th>Instruction type</th>
<th>Instruction description</th>
<th>Example instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>I-unit</td>
<td>A</td>
<td>Integer ALU</td>
<td>add, subtract, and, or, compare</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>Non-ALU integer</td>
<td>integer and multimedia shifts, bit tests, moves</td>
</tr>
<tr>
<td>M-unit</td>
<td>A</td>
<td>Integer ALU</td>
<td>add, subtract, and, or, compare</td>
</tr>
<tr>
<td>M</td>
<td>M</td>
<td>Memory access</td>
<td>Loads and stores for integer/FP registers</td>
</tr>
<tr>
<td>F-unit</td>
<td>F</td>
<td>Floating point</td>
<td>Floating-point instructions</td>
</tr>
<tr>
<td>B-unit</td>
<td>B</td>
<td>Branches</td>
<td>Conditional branches, calls, loop branches</td>
</tr>
<tr>
<td>L + X</td>
<td>L + X</td>
<td>Extended</td>
<td>Extended immediates, stops and no-ops</td>
</tr>
</tbody>
</table>

**Figure 4.11** The five execution unit slots in the IA-64 architecture and what instructions types they may hold are shown. A-type instructions, which correspond to integer ALU instructions, may be placed in either an I-unit or M-unit slot. L + X slots are special, as they occupy two instruction slots; L + X instructions are used to encode 64-bit immediates and a few special instructions. L + X instructions are executed either by the I-unit or the B-unit.
Instruction Groups and Bundle

Two concepts to achieve the benefits of implicit parallelism and ease of instruction decode

• **Instruction group**: a sequence of consecutive instructions without register data dependences
  – instructions in the group can be executed in parallel
  – arbitrarily long, but the compiler explicitly indicates the boundary by placing a *stop*

• **Bundle**: fixed formatting of multiple instructions (3)
  – IA-64 instructions are encoded in bundles
  – 128 bits wide: 5-bit *template field* and three 41-bit instructions
    • the template field describes the presence of stops and specifies types of execution units for each instruction
24 Possible Template Values and Formats

8 possible values are reserved
Stops are indicated by heavy lines
Example: Unroll $x[i] = x[i] + s$ Seven Times

(a) The code scheduled to minimize the number of bundles

<table>
<thead>
<tr>
<th>Bundle template</th>
<th>Slot 0</th>
<th>Slot 1</th>
<th>Slot 2</th>
<th>Execute cycle (1 bundle/cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>9: M M I</td>
<td>L.D F0,0(R1)</td>
<td>L.D F6,-8(R1)</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>14: M M F</td>
<td>L.D F10,-16(R1)</td>
<td>L.D F14,-24(R1)</td>
<td>ADD.D F4,F0,F2</td>
<td>3</td>
</tr>
<tr>
<td>15: M M F</td>
<td>L.D F18,-40(R1)</td>
<td></td>
<td>ADD.D F8,F6,F2</td>
<td>4</td>
</tr>
<tr>
<td>15: M M F</td>
<td>L.D F26,-48(R1)</td>
<td>S.D F4,0(R1)</td>
<td>ADD.D F12,F10,F2</td>
<td>6</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F8,-8(R1)</td>
<td>S.D F12,-16(R1)</td>
<td>ADD.D F16,F14,F2</td>
<td>9</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F16,-24(R1)</td>
<td></td>
<td>ADD.D F20,F18,F2</td>
<td>12</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F20,-32(R1)</td>
<td></td>
<td>ADD.D F24,F22,F2</td>
<td>15</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F24,-40(R1)</td>
<td></td>
<td>ADD.D F28,F26,F2</td>
<td>18</td>
</tr>
<tr>
<td>12: M M F</td>
<td>S.D F28,-48(R1)</td>
<td>DADDUI R1,R1,#-56</td>
<td>BNE R1,R2,Loop</td>
<td>21</td>
</tr>
</tbody>
</table>

9 bundles
21 cycles
85% of slots filled (23/27)

(b) The code scheduled to minimize the number of cycles assuming one bundle executed per cycle

<table>
<thead>
<tr>
<th>Bundle template</th>
<th>Slot 0</th>
<th>Slot 1</th>
<th>Slot 2</th>
<th>Execute cycle (1 bundle/cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8: M M I</td>
<td>L.D F0,0(R1)</td>
<td>L.D F6,-8(R1)</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>9: M M I</td>
<td>L.D F10,-16(R1)</td>
<td>L.D F14,-24(R1)</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>14: M M F</td>
<td>L.D F18,-32(R1)</td>
<td>L.D F22,-40(R1)</td>
<td>ADD.D F4,F0,F2</td>
<td>3</td>
</tr>
<tr>
<td>14: M M F</td>
<td>L.D F26,-48(R1)</td>
<td></td>
<td>ADD.D F8,F6,F2</td>
<td>4</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F4,0(R1)</td>
<td>ADD.D F12,F10,F2</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>14: M M F</td>
<td>S.D F8,-8(R1)</td>
<td>ADD.D F16,F14,F2</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>14: M M F</td>
<td>S.D F12,-16(R1)</td>
<td>ADD.D F20,F18,F2</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>15: M M F</td>
<td>S.D F16,-24(R1)</td>
<td>ADD.D F24,F22,F2</td>
<td></td>
<td>8</td>
</tr>
<tr>
<td>14: M M F</td>
<td>S.D F20,-32(R1)</td>
<td>ADD.D F28,F26,F2</td>
<td></td>
<td>9</td>
</tr>
<tr>
<td>9: M M I</td>
<td>S.D F24,-40(R1)</td>
<td></td>
<td>ADD.D F28,F26,F2</td>
<td>11</td>
</tr>
<tr>
<td>8: M M I</td>
<td>S.D F28,-48(R1)</td>
<td>DADDUI R1,R1,#-56</td>
<td>BNE R1,R2,Loop</td>
<td>12</td>
</tr>
</tbody>
</table>

11 bundles
12 cycles
70% of slots filled (23/33)
### Some Instruction Formats of IA-64

<table>
<thead>
<tr>
<th>Instruction type</th>
<th>Number of formats</th>
<th>Representative instructions</th>
<th>Extra opcode bits</th>
<th>GPRs/FPRs</th>
<th>Immediate bits</th>
<th>Other/comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>8</td>
<td>add, subtract, and, or</td>
<td>9</td>
<td>3</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>shift left and add</td>
<td>7</td>
<td>3</td>
<td>0</td>
<td>2-bit shift count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ALU immediates</td>
<td>9</td>
<td>2</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>add immediate</td>
<td>3</td>
<td>2</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>add immediate</td>
<td>0</td>
<td>2</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>compare</td>
<td>4</td>
<td>2</td>
<td>0</td>
<td>2 predicate register destinations</td>
</tr>
<tr>
<td></td>
<td></td>
<td>compare immediate</td>
<td>3</td>
<td>1</td>
<td>8</td>
<td>2 predicate register destinations</td>
</tr>
<tr>
<td></td>
<td></td>
<td>shift R/L variable</td>
<td>9</td>
<td>3</td>
<td>0</td>
<td>Many multimedia instructions use this format.</td>
</tr>
<tr>
<td>I</td>
<td>29</td>
<td>test bit</td>
<td>6</td>
<td>3</td>
<td>6-bit field specifier</td>
<td>2 predicate register destinations</td>
</tr>
<tr>
<td></td>
<td></td>
<td>move to BR</td>
<td>6</td>
<td>1</td>
<td>9-bit branch predict</td>
<td>branch register specifier</td>
</tr>
<tr>
<td></td>
<td></td>
<td>integer/FP load and store, line prefetch</td>
<td>10</td>
<td>2</td>
<td>0</td>
<td>speculative/nonspeculative</td>
</tr>
<tr>
<td></td>
<td></td>
<td>integer/FP load and store, and line prefetch and post-increment by immediate</td>
<td>9</td>
<td>2</td>
<td>8</td>
<td>speculative/nonspeculative</td>
</tr>
<tr>
<td></td>
<td></td>
<td>integer/FP load prefetch and register postincrement</td>
<td>10</td>
<td>3</td>
<td>0</td>
<td>speculative/nonspeculative</td>
</tr>
<tr>
<td></td>
<td></td>
<td>integer/FP speculation check</td>
<td>3</td>
<td>1</td>
<td>21 in two fields</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>9</td>
<td>PC-relative branch, counted branch</td>
<td>7</td>
<td>0</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC-relative call</td>
<td>4</td>
<td>0</td>
<td>21</td>
<td>1 branch register</td>
</tr>
<tr>
<td>F</td>
<td>15</td>
<td>FP arithmetic</td>
<td>2</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>FP compare</td>
<td>2</td>
<td>2</td>
<td></td>
<td>2 6-bit predicate regs</td>
</tr>
<tr>
<td>L + X</td>
<td>4</td>
<td>move immediate long</td>
<td>2</td>
<td>1</td>
<td>64</td>
<td></td>
</tr>
</tbody>
</table>

See Textbook or Intel's manuals for more information
**Predication and Speculation Support**

**Traditional arch. with branch barrier**

```plaintext
instr 1
instr 2
  :  
  br
  ld r1=...
use ...=r1
```

**Itanium Support for Explicit Parallelism**

```plaintext
ld.s r1=...
instr 1
instr 2
  :  
  br
  chk.s r1
use ...=r1
```

LOAD moved above branch by compiler

```plaintext
ld r1=...
use ...=r1
```

Recovery code

```plaintext
ld r1=...
use ...=r1
br
```

Uses moved above branch by compiler
Summary

Chapter 4  Exploiting Instruction-Level Parallelism with Software Approaches

4.1 Basic Compiler Techniques for Exposing ILP
4.2 Static Branch Prediction
4.3 Static Multiple Issue: The VLIW Approach
4.4 Advanced Compiler Support for ILP
4.7 Intel IA-64 Architecture and Itanium Processor