

# 計算機組織 第一次小考

學號：            姓名：

- (15%) What components does an instruction set architecture contains?
  - Organization of programmable storage
    - registers
    - memory: flat, segmented
    - Modes of addressing and accessing data items and instructions
  - Data types and data structures
    - encoding and representation (next chapter)
  - Instruction formats
  - Instruction set (or operation code)
    - ALU, control transfer, exceptional handling
- (21%) Please illustrate the three kinds of instruction formats and give an MIPS assembly instruction example. Hint: fields in machine code



R: add \$s0,\$s1,\$s2

I: lw \$s1, 10(\$t1)      beq \$t4,\$t5,Label

J: j 100

- (21%) Convert -17.5 to IEEE single precision. Convert  $510_{10}$  into 32-bit two's complement binary number. Convert  $10.4_{10}$  to binary. Label bits clearly.

1 1000 0011 0001 1000 0000 0000 0000 000

0000 0000 00000 0000 0000 0001 1111 1110

$10.4_{10} = 1010.0110_2$

- (14%) Please define overflow and underflow.

Overflow!

– A positive exponent becomes too large to fit in the exponent field


## Underflow!

- A negative exponent becomes too large to fit in the exponent field
- (30%)MIPS has five addressing modes: immediate addressing, register addressing, base addressing, PC-relative addressing, and pseudo-direct addressing. Give their format and explain them.


Register	Add R4,R3	$R4 \leftarrow R4+R3$
Immediate	Add R4,#3	$R4 \leftarrow R4+3$
Displacement	Add R4,100(R1)	$R4 \leftarrow R4+\text{Mem}[100+R1]$
Register indirect	Add R4,(R1)	$R4 \leftarrow R4+\text{Mem}[R1]$
Pseudo-direct		

畫圖，或是文字說明


### ■ Immediate addressing



### ■ Register addressing




- Base addressing




Example : lw \$2, 100(\$3)

- PC-relative addressing



Example : beq \$2, \$3, 100

- Pseudodirect addressing



Example : j 100